This paper outlines the development of a multiple-clock-cycle implementation (MCI) of a signal adaptive two-dimensional (2D) system for space/spatial-frequency (S/SF) signal analysis. The design is based on a method for improved S/SF representation of the analyzed 2D signals, also proposed here. The proposed MCI design optimizes critical design performances related to hardware complexity, making it a suitable system for real time implementation on an integrated chip. Additionally, the design allows the implemented system to take a variable number of clock cycles (CLKs) (the only necessary ones regarding desirable-2D Wigner distribution-presentation of autoterms) in different frequency-frequency points during the execution. This ability represents a major advantage of the proposed design which helps to optimize the time required for execution and produce an improved, crossterms-free S/SF signal representation. The design has been verified by a field-programmable gate array (FPGA) circuit design, capable of performing S/SF analysis of 2D signals in real time.
Introduction
Systems used in nonstationary 1D and 2D signals processing are based on the developed mathematical methods (distributions), defined in their 1D, [1] [2] [3] [4] [5] [6] [7] , and 2D, [8] [9] [10] [11] [12] [13] [14] [15] [16] [17] [18] [19] , forms, respectively. The short-time Fourier transform (STFT), its energetic version-spectrogram (SPEC), and the Wigner distribution (WD) are the conventional mathematical tools commonly used in nonstationary signal analysis, [1-5, 8-10, 20] . Having in mind the technology limitations in the hardware design, the 1D systems based on these methods are analyzed, usually in their single-clock-cycle (parallel) implementation forms, [21] [22] [23] [24] [25] . However, conventional methods exhibit serious drawbacks. 1D and 2D STFT and the corresponding SPECs have a low concentration around signals' instantaneous and local frequency, respectively, [1-5, 8-10, 20] , whereas 1D and 2D WD generate emphatic interference effects (cross-terms) in the case of multicomponent signal analysis, [1] [2] [3] [4] [5] [6] [10] [11] [12] [13] [14] [15] [16] . To deal with the drawbacks of conventional methods, various mathematical tools for nonstationary signal analysis have been defined during the last two decades, [1] [2] [3] [4] [5] [10] [11] [12] . Some of them are computationally quite complex and, therefore, sometimes cannot be implemented in real time. For example, some of the reduced interference methods, [1] [2] [3] [4] , are introduced to suppress cross-terms in the case of multicomponent signal analysis with preservation of marginal properties of the WD. However, they are defined in the computationally very intensive ways that result in the calculation of the 2D convolution in the 1D signals case and the 4D convolution in the 2D signal case. Quite computationally complex definition of these methods seriously compromise possibilities of their realization, [1, [3] [4] [5] . On the other side, the reduced interference method proposed in [5] , named the S-method (SM), extended to the 2D form in [12] and frequently used, [26] [27] [28] , reduces cross-terms with preservation of the WD autoterms. In addition, it is defined in a computationally simple way that requires calculation of the 1D convolution in the 1D signals case, [5] , and the 2D convolution in the 2D signal case, [12] . In this way, it simultaneously enables an efficient real time implementation. Parallel designs for 1D signal analysis and time-varying filtering, based on the SM, have been developed in [29] [30] [31] . But, parallel designs are quite complex and require duplication of basic calculation elements when they are employed more than once. Also, they can process signals with the predefined duration only.
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The 1D MCI hardware design with a fixed number of CLKs, based on the SM, is recently developed, [32] . It overcomes the drawbacks of parallel architectures, qualifying itself to be an optimal solution for wide range of practical implementations. However, this solution significantly decreases the processing speed, thus making it inconvenient in some other applications. Further, in order to preserve each WD autoterm separately, the SM based systems should correspond to the widest signal component, [5, 12] , that can negatively influence the cross-terms reduction, calculation complexity, and the processing speed, [29] [30] [31] [32] .
Corresponding 2D S/SF systems are more complex than the 1D ones and sometimes their parallel implementation forms, like the one based on the 2D SM, [33] , could not be implemented. Additionally, the chip dimensions, power consumptions and cost are significantly increased, while the processing speed is lowered, especially if the MCI designs of such systems are preferred, [34] . Therefore, here we propose a way to overcome the drawbacks of the 2D parallel implementation forms and the 2D MCI forms. For that purpose, a special signal adaptive MCI hardware design for S/SF analysis has been developed (and verified) based on a 2D mathematical method for an improved S/SF representation of analyzed 2D signals (also proposed here). The proposed hardware design allows the implemented system to take a variable number of CLKs in different frequency-frequency points within the execution and, therefore, to produce a pure cross-terms-free S/SF signal representation that retains the desirable autoterms presentation of the 2D WD. In this way, the design optimizes the execution time, overcoming the main drawback of the MCI designs in comparison to the parallel ones. In addition, the design optimizes the hardware complexity of the implemented system, giving one the possibility to implement it by using standard devices like FPGA. Such a practical design with all implementation and verification details is presented here.
The paper is organized as follows. In Section 2, the 2D mathematical method for improved S/SF signal representation is proposed theoretically and compared with the commonly used S/SF distributions (S/SFDs) regarding the signal presentation, calculation complexity and noise influence suppression. The proposed method based hardware design is developed in Section 3. Testing and verification results are elaborated in Section 4. Trade-offs and comparisons of the proposed design with other designs for S/SF analysis (the parallel one and the MCI one with a fixed number of CLKs) are discussed in Section 5.
Theoretical Background
As mentioned, the 2D STFT, its energetic version (2D SPEC) and the 2D WD are conventional mathematical methods, used in S/SF signal analysis. They are defined, in vector notation, as [8] [9] [10] [12] [13] [14] [15] [16] 
where w(
2 ) denotes a 2D, usually even and realvalued lag-window of N × N duration, centered at the point − → n = (n 1 , n 2 ) and used to truncate the analyzed signal f ( − → n ). However, these S/SFDs exhibit drawbacks that seriously limit their applicability. The 2D STFT and 2D SPEC have a low concentration around signal's local frequency [8] [9] [10] 12] . On the other hand, based on direct 2D STFT-to-2D WD relationship, [12] , readily following from (1)- (2):
the 2D WD significantly improves the 2D SPEC concentration (obtained from (3) for i 1 = i 2 = 0), reaching the maximum concentration of each signal component separately and resulting in an optimal autoterms' presentation [10, [12] [13] [14] [15] [16] . However, based on the full frequency-frequency domain 2D convolution (3) of 2D STFT elements, the 2D WD simultaneously generates emphatic cross-terms in the case of multicomponent signals. Reduced interference S/SFDs that preserve marginal properties suppress this problem. However, as presented in the Introduction, they are defined in the computationally very intensive ways, even in the 1D case [1] [2] [3] [4] [5] , that seriously limit their applicability. The 2D SM, [12] , reduces cross-terms with preservation of the 2D WD autoterms. However, in order to preserve each autoterm separately, it should correspond to the widest signal component. This can be inappropriate for most S/SF points and can negatively influence the cross-terms reduction and calculation complexity, [5, 12] , as well as the noise influence suppression, [7] .
New Method for Improved S/SF Representation.
To reduce 2D WD cross-terms (or, to completely eliminate them in the case of non-overlapping signal's components), the 2D convolution in (3) must be terminated outside the 2D STFT autoterms' domains, corresponding to regions of support Figure 1 . However, in order to preserve 2D WD autoterms presentation, the 2D convolution should be performed inside these regions, including only non-zero summation terms from (3). For these purposes, (3) must be reordered and limited as
where
L m is the signal adaptive width of the rectangular convolution 2D window, centered at (k 1 , k 2 ), k 1 ,k 2 = 0, . . . , N − 1 and introduced to limit (3). It takes 
, is detected, resuming the summation in −i 2 . ( Reference level R 2 determines the support regions D i , i = 1, . . . , q, in the manner that 2D STFTs whose absolute values are below R will be neglected in calculation (4). )
, is detected, resuming the summation for the next i 1 .
(iii) The summation in i 1 is performed until
, is detected, corresponding to the detection of the first zero summation term not multiplied by 2 and resulting in completion of the calculation in the observed point (k 1 , k 2 ).
Note that (4) includes variable number of summation terms-the only necessary ones regarding the total energy of each autoterm separately-in different points (k 1 , k 2 ), k 1 , k 2 = 0, 1, . . . , N − 1. In this way, (4) is reduced to the 2D SPEC (i.e., to |STFT(
k , ±i 1 ) = 0) and to the 2D WD inside them, producing the 2D cross-termsfree WD (2D CTFWD) signal representation. In addition, the definition (4) includes, as special cases, the 2D SPEC, 2D WD and 2D SM, that follow, respectively, for
Reference
Level R 2 Determination. Here, a reference level R 2 will be determined based on a priori knowledge about the signal's range. It is especially applicable in the cases when the signal is obtained as output of an A/D converter and used in the hardware implementations of S/SF algorithms, considered in the sequel. In this case the signal must be within the a priori prescribed range, in order to optimally use the available converter and hardware registers. Then, the R 2 determination is possible on the a priori basis as a few percent of the maximum expected 2D SPEC's value.
Note that if the a priori knowledge about the signal's range is not reliable, then the reference level can be defined as a few percent of the 2D SPEC's maximum value at the considered time instant − → n , [30, 35] . The reference level can also be calculated based on methods used in digital image processing for similar reasons, [36] . Based on the extensive experimental works, it has been shown that the method is quite insensitive with respect to the reference level R 2 . We have found that the R 2 values within the interval of the 0.1%-10% of the maximum 2D SPEC's value are quite appropriate.
Example. The proposed method has been verified by considering the 2D test signal:
This signal consists of dual components: infinite duration f 1 (n 1 , n 2 ), considered in the range |n 1 T| < 0.75, |n 2 T| < 0.75, and f 2 (n 1 , n 2 ) having comparatively small domain
is usually treated when one analyses this component separately). Therefore, signal (5) represents a very interesting, commonly considered 2D test signal, [12, 34] . A sampling interval of T = 1/64, the Hanning lag-window w( 
Noisy Signal Analysis.
In practice, signals are always exposed to the additive noise influence. To evaluate noise influence to the proposed method, let us consider the noisy signal x(
n ) represents the additive white Gaussian complex noise with variance σ 2 ε . The variance of the real-valued 2D CTFWD estimator (4) is defined by
It consists of two parts: the signal-and-noise-dependent one, σ
Following the procedure from the 1D noisy signal case, [7, 37, 38] , after several straightforward transformations, in the case of rectangular lag-window w( − → m), the variance (6) can be derived as
Note that by performing noisy signal analysis of the proposed method, we have also unified the noisy signal analysis of its special cases (2D SPEC for L 1 (
. Based on this observation, the following conclusions can readily be derived.
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(1) The proposed method minimizes the estimator's variance
Knowing that it also produces the optimal autoterms presentation, the proposed method optimizes the peak signal-to-noise ratio in (k 1 , k 2 ) points existing outside regions of support. ( The peak signal-to-noise ratio assumes the ratio of the squared peak value of the S/SFD and estimator's variance
. This is required in many practical applications where the peak values of S/SFD are used to estimate local frequency of an analyzed signal. In this case, we are not interested in the local signal-to-noise ratio, especially in the frequency-frequency points existing outside regions of support (where S/SFDs are equal to zero). In these points, the peak signal-tonoise ratio represents the measure of possible false peak detection (wrong local frequency estimation, [7] ).) ( 2) The estimator's variance (7) increases inside regions
However, by taking optimal number of summation terms in (4), the proposed method decreases σ 2 xx (
k ) and, therefore, improves the peak signal-to-noise ratio regarding the 2D WD and 2D SM in the frequency-frequency points existing inside these regions.
However, at the same time it produces low signal's concentration around local frequencies. Therefore, the proposed method can improve 2D SPEC's estimation for the case of highly nonstationary 2D signals, even in the regions of support points (k 1 , k 2 ).
These conclusions have been tested numerically. To this end, signals (5) are exposed to the additive white Gaussian noise with high variance σ 2 ε = 1. The same parameters as in the noiseless case are used here. The considered S/SF representations of the noisy signal are given in Figure 3 . They readily prove theoretically derived conclusions. Note that, depending on the noise distribution and the R 2 selection, there can exist particular frequency-frequency points outside regions of support in which |STFT(
k , −i 1 ) in these points. However, it does not significantly influence the S/SF representation based on the proposed method, Figures 3(d) and 3(e). In line with this conclusion, note that greater values of the reference level R 2 (about 5%-10% of the expected 2D SPEC's maximum value) almost remove these effects, Figure 3 (e).
Calculation Complexity of the Proposed Method and
Comparisons. In this subsection, the proposed method will be compared, regarding the calculation complexity, with the conventional S/SFDs (2D SPEC and 2D WD) and Table 1 : Numbers of complex operations by frequency-frequency point required by the considered S/SFDs. (1) 2D WD (2) calculated using the FFT routines, (2) 2D SM using the recursive 2D STFT calculation (with 2 complex summations and a complex multiplication, [12] ), (3) Proposed method with the 2D STFT calculation based on the FFT routines, (4) Proposed method using the recursive 2D STFT calculation, where
Multiplications by 2 are not considered, because the time needed for their execution is much smaller than the time needed for other operations.
computationally the simplest reduced interference method (2D SM, see the Introduction). The proposed method based S/SF representation takes variable number of necessary operations (regarding 2D WD autoterms quality) in different frequency-frequency points (
the minimal one outside the regions of support (where a great part of these points commonly lie), the higher one inside these regions, and the possible maximum one only in the central points of the widest region (see Figure 8 and the discussion from Section 5). In this way, the method improves the calculation complexity of the considered S/SFDs for mean k1,k2=0,1,. Table 1 . For example, in the analyzed signal (5) case and for L m = 18, N = 64, average number of complex operations per frequency-frequency point, required by the proposed method, are 30842/N 2 = 7.5 additions and 28794/N 2 = 7 multiplications. Its complexity slightly differ from the SPEC case (obtained from the proposed method for L 1 (
, but also significantly improve calculation complexity of the 2D WD, with 28 complex additions and 16 complex multiplications per frequency-frequency point, and the 2D SM, with 344, 343.5 corresponding operations, Table 1 . In addition, among the considered S/SFDs, only the proposed one produces a pure 2D CTFWD signal representation in the practically only important case of multicomponent signals having different autoterms widths, Figure 2 . In line with these conclusions, the 2D S/SFD having the same calculation complexity as the proposed method is represented in Figure 2 (e). However, it produces only a low concentrated 2D signal representation, very close to the 2D SPEC one.
Although the proposed method significantly improves calculation complexity of the 2D SM and 2D WD, note that it is also quite numerically intensive, Table 2 . Generally, all S/SFDs, beyond the 2D STFT, are numerically quite complex and require significant execution time. This fact makes these S/SFDs unsuitable for real time analysis and seriously restrict their applicability. However, hardware implementations (such as the one developed here), when possible, can overcome this drawback, enabling application of these S/SFDs in numerous additional problems in practice.
Signal Adaptive Hardware
Implementation Approach 2D CTFWD definition (4) adapted for real time implementation should include only real multiplications. To this end, we express it as a sum of two computational lines, CTFWD( [20] [21] [22] [23] [24] 31] ). According to (4), these lines have identical forms.
terms. They are obtained by multiplying 2D STFT elements, symmetrically distributed around the observed point (k 1 , k 2 ) in the 2D frequency-frequency plane.
The 2D CTFWD hardware implementation will be presented through the implementation of its real computational line and the control logic, Figures 4 and 5 , since the imaginary computational line is identical with the real one, whereas the control units and configuration signals are unique. The design principle follows the developed form of (8), where each summation term is executed during Figure 6 (a). Residual summation terms, obtained for the increased indexes i 1 and/or i 2 in subsequent CLKs (second, third, . . .) and existing only in regions of support frequency-frequency points, are the conditional ones. They are used to improve the S/SFD concentration with the goal to achieve the 2D WD one. Therefore, the 2D CTFWD real time implementation requires variable number of CLKs by frequency-frequency point (i.e., by one convolution window position) to be executed, where only 2D SPEC execution CLK (the first one) remains the unconditional one in each point
In general, each 2D CTFWD element is produced by sliding 2D convolution window over the 2D STFT input elements and by computing the 2D CTFWD output value according to the input elements and the algorithm (8) . The obtained result is a 2D CTFWD element assigned to the center of the 2D convolution window, Figure 6 (a). Following these observations, the architecture for real time design of the 2D CTFWD real computational line consists of several main functional units, Figure 4 . The STFT-to-CTFWD gateway, Figure 5 , represents a functional kernel of the proposed architecture. It is used to produce 2D CTFWD outputs based on the 2D STFT input elements obtained from the convolution window register block. The (2L m + 1) × (2L m + 1) convolution window register block and 2L m first-in-first-out (FIFO) delays mutually implement the 2D convolution window function, presented in detail in Figure 6 . The convolution window register block determines the address order of the 2D STFT input elements for which the corresponding 2D CTFWD output will be computed according to (8) . FIFO delays provide sliding of the 2D convolution window over 2D STFT input elements, as presented in Figure 6 . The operation principle can be described as follows.
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(1) The STFT IN elements are imported to the input memory owing to each double CLK cycle, corresponding to the minimal execution time required by a frequencyfrequency point (2D SPEC execution time). This period simultaneously determines sampling rate of the analyzed analogue 2D signal. By each STFT Load cycle, an STFT IN element is moved from the input memory to the convolution window area that is sliced over input 2D STFTs for one position right, as shown in Figure 6 . (3) In the corresponding CLKs, signals x ±i1,±i2 and x ±i1,∓i2 are generated as:
and x ±i1,∓i2 = 0 otherwise. They, respectively, determine nonzero values of STFT( 
Ctrl of the region of support determination 
2D convolution window
Path of convolution window A look-up table memory (LUT), Table 3 , manages the execution. Its locations consist of the 4-bit control signals area and MUX addresses. Functions of generated control signals are given in Table 4 . Binary counter Low Bin Count generates LUT's low addresses, controlling the summation (8) Table 4 . These signals are generated by considering input parameters from the Configuration registers, Table 5 , as well as the synchronization conditions related to the CLK and STFT Load cycles. They are produced in the modules that consist of variable length up-down binary counters and binary magnitude comparators whose binary references are parameters from the Configuration registers.
2D STFT elements-inputs of the STFT-to-CTFWD getaway
The longest path that determines the fastest CLK cycle time corresponds to the generation of the RegionSup signal in a half of a cycle, through a multiplier, an adder and a comparator (T c /2 = T m + T a + T comp , where T c , T m , T a , T comp are CLK cycle, multiplication, addition, and comparison times, resp.). In this way, we enable participation of the RegionSup signal in the CumADD CLK signal generation in the second half of the same CLK (see timing diagram from Figure 8 ). Maximum output register lengths for each used digital unit are given in Table 6 . They are derived as functions of the 2D STFT data length (l), maximum convolution window width (L m ) and the number of frequency points (N). Note that critical point is the width of the CumADD/OutREG. The longest path depends on the 2D STFT data length only.
Testing and Verification of the Proposed Design
The proposed system for S/SF analysis has been verified with an FPGA device real time design. The FPGA implementation approach is chosen in line with the fact that recently high performance devices for solving practical problems in signal processing tend to be implemented in an FPGA, instead of in a DSP, chip. This is possible because the gate densities available in FPGAs now allow fairly sophisticated DSP algorithms to be implemented within a single chip, [39, 40] . Additionally, languages used for the hardware description of FPGA chips provide a high level behavioral design methodology, requiring high flexibility from the targeted device, so that the synthesis tool will be able to produce both efficient device utilization and high performance. Also, usage of recent FPGA chips with huge internal memory blocks is considered to be a powerful tool for implementation of convolution and delay operators that are of essential importance in implementation of DSP algorithms. Hardware realization of the proposed system with L m = 5 is performed by using the EP2S15F672C5 device from the Stratix II family. Rates of utilization of device's silicon resources are given in Table 7 . Before programming the selected FPGA device, the compilation and simulation have been performed by processing the test signal (5). The 2D STFT elements (their real and imaginary parts), numerically computed in Section 2, normalized to the range [0 255], and rounded to the 8-bit integers, are imported to the designed system input. Results of the real time implementation are presented in Figure 7 . Accuracy of these results can easily be checked by comparison with the numerical results given in Figure 2(d) . Also, the obtained results can be readily proven by analyzing simulation results given in Figure 8 . In line with the simulation results analysis, note that the developed signal adaptive system with L m = 5 requires convolution window register blocks (for storing the real and imaginary parts of the input 2D STFT elements) of (2L m + 1) × (2L m + 1) = 121 parallel-in-parallel-out registers. However, presentation of the content of all these registers in a single figure is impossible. Therefore, in Figure 8 we present contents of the central registers and their neighborhood registers, named in line with their relative position with respect to the central ones. For example, in the first marked instant, corresponding to the outside regions of support frequencyfrequency point, CTFWD OUT = 2D SPEC = (−3) 2 + 9 2 = 90 has been derived from (8) in two CLKs, since x 0,0 = 0 (3 2 + 9 2 = 90 < R 2 = 94). Note that multiplication and shift operations are parallel, while adding has a latency of half of a CLK. In the second marked instant, corresponding to the marginal frequency-frequency point from the detected region of support, CTFWD OUT = 1 2 + (−11) 2 = 122 has 
Control signal Effect
SelSTFT 1,2
Enable sharing of the STFT-to-CTFWD gateway for different 2D STFT inputs in different CLKs within the execution in the observed frequency-frequency point
SHLorNo
Provides multiplication by 2 of the partial product term according to (8) Completion Cond Allows the RS signal to produce the completion CLK from the conditional one
Termination& Completion
Provide termination of the summation (8) in +i 2 and in −i 2 and its completion, respectively, in frequency-frequency points in which the RegionSup signal cannot achieve zero value and, therefore, cannot assume the role described in the operation principle 3. Figure 6 , obtained for L m = 5), but also significantly simplify hardware implementation (see Table 8 ). However, a predefined maximum convolution window width corresponding to these L m values can be smaller than the theoretically required one in the points (k 1 , k 2 ) existing around the local frequency. Therefore, in these points, the RegionSup signal cannot achieve zero value, needed for the termination of the summation (8) in +i 2 and in −i 2 and its completion, according to the principle 3 of the hardware operation.)
Left Border& Bottom Border
Through the participation in the RegionSup signal generation, allow padding the left and bottom borders with 2L m 2D SPECs (in accordance to the principles shown in Figure 6 (c)). Figure 8 . Illustration of the number of taken CLKs in the corresponding frequency-frequency points is given by the gray-scale shaded graph in Figure 9 .
Comparative Analysis
The proposed MCI signal adaptive design will be compared with the other implementations of systems for S/SF signal analysis: the possible parallel one with a fixed CLK cycle, [33], and the existing MCI one with a fixed number of CLKs, [34] . Trade-offs and comparisons of the considered implementation approaches are summarized in Tables 8 and  9 . In general, MCI designs imply both minimal hardware requirements and much shorter CLK cycle time in comparison to the parallel design. Note that the minimal total number of used memory locations in parallel design is the consequence of the LUT memory absence in this case (i.e., absence of LUTs of 2L 2 m + 3L m + 2 locations and of 2L 2 m + 2L m + 2 locations in the cases of the proposed signal adaptive design, Table 3 , and the MCI design with a fixed number of CLKs, [34] , resp.). Also, the proposed signal adaptive design includes two input memories, capacity of maximum N 2 locations, used to store real and imaginary parts of input 2D STFT elements and to allow importing (in process) of these elements with a variable (STFT Load) cycle. Input memories additionally allow the fastest possible sampling interval of the analyzed analogue 2D signal in all considered implementation cases. However, observe that the total number of used memory locations remains quite small in all these cases.
On the other side, MCI designs generally require longer execution time. However, the proposed signal adaptive design allows the implemented S/SF system to take variable number of CLKs (the only necessary ones that provide CTFWD signal representation quality) in different frequency-frequency points within the execution: the minimal one outside regions of support (where the greater part of total frequency-frequency points commonly lie), the higher one inside these regions, and the possible maximum one only around the central points of each region of support, Figure 9 . In this way, the proposed design can significantly improve the execution time with respect to the other designs, removing the main drawback of the MCI architectures in comparison to the parallel ones, [34] . For example, in the analyzed signal (5) case, when L m = 5, N = 64 are applied, the proposed design improves execution time in comparison to the other corresponding designs for T s , T comp T m < 2.935 × T a , Table 9 . Finally, only the proposed design produces a pure 2D CTFWD signal representation, optimizing both the calculation complexity and the noise influence suppression. Non-adaptive systems cannot produce so high S/SF representation quality, Figures  2, 3 , and 6.
In accordance with the design principle considered here, the number of CLKs taken in different frequency-frequency points corresponds to the number of real summation terms (or to the number of real multiplications) in (8) incremented for the completion CLK and, in some cases (region of support points that include non-maximum number of summations), for some termination CLKs. Therefore, Figure 9 can simultaneously approximate the distribution of the number of necessary operations taken by frequency-frequency point. In line with this notation, observe that, in this case, white shaded frequency-frequency points correspond to 2 complex additions (used in the recursive 2D STFT calculation, [12] , since 2D SPEC calculation includes only one summation term and does not include summation execution) and 3/2 complex multiplications (2 real multiplications-used, according to (8) , in real and in imaginary computational line-corresponding to a half of a complex multiplication and a complex multiplication for the recursive 2D STFT calculation, [12] ). In addition, note that this observation is in a full correspondence with theoretical analysis, summarized in Table 1 .
Conclusion
Signal adaptive multiple-clock-cycle hardware design for S/SF signal analysis has been developed, based on the 2D method for improved S/SF signal representation, also proposed here. The proposed design optimizes critical design performances, related to hardware complexity, making it possible to perform S/SF analysis by using standard devices like FPGA. Allowing the developed 2D system to take a variable number of CLKs in different frequency-frequency points, the signal adaptive design optimizes the execution time, significantly improving it in comparison to the other designs (the parallel one and the existing MCI one with a fixed number of CLKs). In this way, the design simultaneously produces the optimal-2D WD-presentation of autoterms, as well as the pure cross-terms-free S/SF signal representation in the practically only important case of the nonstationary multicomponent signals having different widths of autoterms.
